RESEARCH ARTICLE | FEBRUARY 27 2007

Enhancement-mode metal-semiconductor field-effect transistors based on single n- Cd S nanowires \oslash

R. M. Ma; L. Dai; G. G. Qin

() Check for updates

Appl. Phys. Lett. 90, 093109 (2007) https://doi.org/10.1063/1.2710004



Articles You May Be Interested In

P - Zn 3 P 2 single nanowire metal-semiconductor field-effect transistors

J. Appl. Phys. (August 2008)

Enhancement-mode nanowire (nanobelt) field-effect-transistors with Schottky-contact source and drain electrodes

Appl. Phys. Lett. (April 2012)

A top-gate GaN nanowire metal-semiconductor field effect transistor with improved channel electrostatic control

Appl. Phys. Lett. (January 2016)



Challenge us. What are your needs for periodic

signal detection?





Enhancement-mode metal-semiconductor field-effect transistors based on single *n*-CdS nanowires

R. M. Ma, L. Dai,^{a),b)} and G. G. Qin^{a)} School of Physics, Peking University, Beijing 100871, China

(Received 7 December 2006; accepted 26 January 2007; published online 27 February 2007)

Enhancement-mode (E-mode) metal-semiconductor field-effect transistors (MESFETs) based on single nanowires (NWs) were reported. The single NW used is *n*-CdS NW. Source-drain channel of the nano-MESFET is pinched off by the top surrounding Schottky gate at zero bias. When Schottky gate voltage (V_G) changes from 0 to 0.25 V, the source-drain current increases exponentially with V_G , and an on/off current ratio of 5×10^3 is obtained. The maximum transconductance is 14.6 nA/V, and the gate leakage current is lower than source-drain current by more than two orders of magnitude. Their results suggest a way of fabricating E-mode nano-field-effect transistors. © 2007 American Institute of Physics. [DOI: 10.1063/1.2710004]

Semiconductor nanostructures such as nanowires (NWs) and nanobelts (NBs) are attractive building blocks for nanoelectronic/photonic devices due to their physical/ chemical properties.^{1,2} In recent years, there is intense interest in studying nano-field-effect transistors (FETs) based on single NWs and NBs. Up to date, metal-insulatorsemiconductor field-effect transistors (MISFETs) in nanoscale based on carbon nanotubes^{3–9} and various semiconductor NWs/NBs (Refs. 10-19) have been widely studied. Most reported nano-MISFETs work in the depletion mode (D mode). Enhancement-mode (E-mode) (normally off) FETs, which do not have a conductive channel at zero gate voltage, have more advantage than D-mode FETs in high speed and low power consumption operation devices.²⁰ However, E-mode FETs are usually more difficult to be implemented. Metal-semiconductor field-effect transistor (MESFET) is another important type of FETs, where the source-drain current is controlled by a Schottky gate. Park et al. have fabricated D-mode ZnO nanorod MESFETs (Ref. 21) and we have fabricated D-mode CdS NB MESFETs.²² We consider that NW/NB MESFETs may also work in the E mode, since if the cross sections of the NWs/NBs are small enough and the gates are well defined, the built-in potential of the Schottky junction might be sufficient to totally deplete the channel region. In this letter, we report the results of fabricating and characterizing E-mode nano-MESFETs based on single *n*-CdS NWs. In contrast to Park *et al.*,²¹ who used a predefined back Schottky gate that has a small contact area with ZnO nanorod, we adopted a top surrounding Schottky gate, which has larger contact area with the CdS NW, to increase the gate depletion effect. Such surrounding gate geometry had demonstrated their high performance in nano-MISFETs.15,17

The *n*-CdS NWs used in this study were synthesized and effectively doped with indium (In) that acted as shallow donor via the chemical vapor deposition method.¹⁸ In the synthesis process, CdS (99.995%) powders were used as the source, pieces of Si wafers covered with 10 nm thick thermally evaporated Au catalysts were used as the substrates, and a small In (6 N) grain was used as the dopant. Prior to heating, a quartz tube inside a tube furnace was cleaned with high-purity argon (Ar) for 90 min. Then under a constant Ar flow [(200 SCCM) (SCCM denotes cubic centimeter per minute at STP), the furnace was rapidly heated to 800 °C. A quartz boat loaded with the In grain, CdS powders, and Si substrates in sequence was inserted into the quartz tube, with In grain at the upstream of the Ar gas. The distance between In and CdS was about 20 cm and that between CdS and the Si substrates was about 15 cm. The local temperatures for In grain, CdS powders, and Si substrates are about 750, 800, and 720 °C, respectively. The synthesis duration was about 1 h. The synthesized products were characterized by using a field emission scanning electron microscope (FESEM) (AM-RAY 1910 FE) and a high-resolution transmission electron microscope (HRTEM) (Tecnai F30).

The single *n*-CdS NW E-mode MESFETs were fabricated as follows. First, the *n*-CdS NW suspension was dropped on oxidized Si substrates with a SiO₂ top layer of about 200 nm thick. Second, UV lithography followed by thermal evaporation and lift-off processes was used to fabricate the source and drain Ohmic contact In/Au electrodes (10/120 nm) at the two terminals of a single *n*-CdS NW. Last, a top surrounding Schottky Au gate electrode (3 μ m wide, 120 nm thick) was made across the NW between the source and drain electrodes by the similar process mentioned above. Room-temperature electrical transport measurements on single *n*-CdS NW E-mode MESFETs were done with a semiconductor characterization system (Keithley 4200).

Figure 1(a) shows a typical FESEM image of assynthesized CdS NWs. The CdS NWs have smooth surfaces and uniform diameters along the growth direction. Figure 1(b) is a TEM image of an as-synthesized CdS NW. We can see that the diameter of the NW is about 180 nm. Figure 1(c) is a HRTEM image of the CdS NW. The corresponding selected area electron diffraction (SAED) pattern recorded along the [0001] zone axis is shown in the inset. The lattice planes with a space distance of about 0.206 nm are seen clearly along the growth direction. According to the data of Ref. 23, these planes can be indexed as $(11\overline{2}0)$ planes. The Miller indices are labeled in the SAED pattern. The HRTEM and SAED results demonstrate that the synthe-

^{a)}Also at State Key Lab for Mesoscopic Physics, Peking University, Beijing 100871, China.

^{b)}Author to whom correspondence should be addressed; electronic mail: lundai@pku.edu.cn



FIG. 1. (a) FESEM image of as-synthesized CdS NWs. Scale bar is 1 μ m. (b) TEM image of a single as-synthesized CdS NW. Scale bar is 200 nm. (c) HRTEM image of the CdS NW depicted in (b). Scale bar is 2 nm. The inset is the corresponding SAED pattern recorded along the [0001] zone axis. (d) FESEM image of a single *n*-CdS NW E-mode MESFET. Scale bar is 10 μ m.

sized NW is single crystal CdS with the wurtzite structure, and the growth direction is $[11\overline{2}0]$.

A FESEM image of a single n-CdS NW E-mode MES-FET is shown in Fig. 1(d). The diameter of the NW in the device is about 200 nm. The gate length of the device is about 3 μ m. The space distance between the source and drain electrodes is about 40 μ m. Figure 2 shows several two terminal electrical measurement results. Before evaporating the top Au Schottky gate, the *I-V* curve of the source drain is a straight line, indicating the formation of good Ohmic contacts between the In/Au electrodes and the *n*-CdS NW. From the I-V curve and the dimension of the n-CdS NW, the resistivity of the *n*-CdS NW obtained is 0.76 Ω cm. After evaporating a Au Schottky gate, the source-drain channel is pinched off. The source-drain current is only about 5×10^{-15} A, when the source-drain bias is 0.4 V. The *I-V* relations between source gate and drain gate, where the source or the drain was grounded, show excellent rectification behavior, which indicates a good Schottky contact be-



FIG. 2. (Color online) Two-terminal I-V curves. The green and blue ones are the I-V curves of a single CdS NW between two In/Au contacts with and without a top Au contact, respectively. The black and red ones are the I-V curves measured between source gate and drain gate, where the source and the drain were grounded, respectively.



FIG. 3. (Color online) (a) I_{DS} - V_{DS} curves with V_G changing from 0.05 to 0.25 V, step by 0.05 V. (b) The I_{DS} - V_G (black), I_G - V_G (red), and g_m - V_G (green) curves (V_{DS} =0.6 V). Inset: I_{DS} - V_G and I_G - V_G curves on an exponential scale.

tween the Au electrode and the *n*-CdS NW. The reverse current for both source gate and drain gate is about 3.1×10^{-5} A cm⁻² at a gate bias of -0.4 V. On/off current ratios of both the source-gate and drain-gate Schottky junctions are greater than 10^4 when the gate bias changes from -0.4 to +0.4 V.

Figure 3(a) shows the source-drain current (I_{DS}) versus source-drain voltage (V_{DS}) relations at various gate voltages (V_G) . The source electrode was grounded. We can see that the I_{DS} increases with V_{DS} for a given V_G , and the conductance shows a drastic increase with positive V_G . The I_{DS} vs V_G and I_G vs V_G relations measured at V_{DS} =0.6 V are shown in Fig. 3(b). In our experiment, the forward V_G is limited to be lower than 0.25 V to avoid excessive gate leakage current (I_G) . The threshold voltage (V_{th}) can be determined to be about -0.18 V by extrapolating the linear region. The transconductance $(g_m = dI_{DS}/dV_G)$ vs V_G relation is also plotted in this figure, from which a zero transconductance is obtained at $V_G=0$ V, and a maximum transconductance of about 14.6 nA/V is obtained at V_G =0.24 V. All the above results show clearly that this device is an E-mode MESFET. The inset of Fig. 3(b) shows the I_{DS} - V_G curve together with the I_G - V_G curve on an exponential scale. We can see that when the gate voltage changes from 0 to 0.25 V, the I_{DS} increases exponentially with V_G . An on/off current ratio can be obtained to be about 5×10^3 when V_G changes from 0 to 0.25 V. Besides, the I_G is about two orders of magnitude lower than the I_{DS} . We attribute the realization of the *n*-CdS NW E-mode MESFET to (1) the NWs with appropriate doping concentration and metal electrodes with proper work function used, which ensure the formation of ideal Schottky and Ohmic contacts in the device; and (2) the surrounding top Schottky gate geometry adopted, which has formed an effective built-in potential that is sufficient to totally deplete the source-drain channel.

In conclusion, E-mode nano-MESFETs based on single NWs were reported. A top surrounding Au Schottky contact gate geometry was adopted. The fabricated E-mode nano-MESFETs have a zero transconductance at $V_G=0$ V, a maximum transconductance of about 14.6 nA/V, and a threshold voltage of about 0.18 V. The gate leakage current is lower than source-drain current by more than two orders of magnitude when V_G is lower than 0.25 V. Our results demonstrate that nano-MESFETs based on single NWs can be designed to work in the E mode. The development of E-mode nano-MESFETs based on single NWs/NBs may enhance the versatility of NW/NB device technologies and extend their application domain.

This work was supported by the National Natural Science Foundation of China (Nos. 60576037, 10574008, and 50172001) and National Basic Research Program of China (No. 2006CB921607).

- ¹J. T. Hu, T. W. Odom, and C. M. Lieber, Acc. Chem. Res. **32**, 435 (1999).
- ²Z. W. Pan, Z. R. Dai, and Z. L. Wang, Science **291**, 1947 (2001).
- ³A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, Science **294**, 1317 (2001).

- ⁴S. Rosenblatt, Y. Yaish, J. Park, J. Gore, V. Sazonova, and P. L. McEuen, Nano Lett. 2, 869 (2002).
- ⁵A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. Mcintyre, P. Mceuen, M. Lundstrom, and H. Dai, Nat. Mater. 1, 241 (2002).
- ⁶A. Javey, J. Guo, D. B. Farmer, Q. Wang, D. Wang, R. G. Gordon, M. Lundstorm, and H. Dai, Nano Lett. **4**, 447 (2004).
- ⁷J. Guo, S. Hasan, A. Javey, G. Bosman, and M. Lundstrom, IEEE Trans. Nanotechnol. **4**, 715 (2005).
- ⁸Y.-M. Lin, J. Appenzeller, Z. H. Chen, Z. G. Chen, H.-M. Cheng, and P. Avouris, IEEE Electron Device Lett. **26**, 823 (2005).
- ⁹M. H. Yang, K. B. K. Teo, Laurent Gangloff, W. I. Milne, D. G. Hasko, Y. Robert, and P. Legagneux, Appl. Phys. Lett. **88**, 113507 (2006).
- ¹⁰Y. Huang, X. Duan, Y. Cui, and C. M. Lieber, Nano Lett. **2**, 101 (2002).
- ¹¹Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, Nano Lett. **3**, 149 (2003).
- ¹²X. Duan, C. Niu, V. Sahi, J. Chen, J. W. Parce, S. Empedocles, and J. L. Goldman, Nature (London) **425**, 274 (2003).
- ¹³S. Ju, K. Lee, D. B. Janes, M.-H. Yoon, A. Facchetti, and T. J. Marks, Nano Lett. 5, 2281 (2005).
- ¹⁴J. Goldberger, A. I. Hochbaum, R. Fan, and P. Yang, Nano Lett. 6, 973 (2006).
- ¹⁵K. Keem, D.-Y. Jeong, S. Kim, M.-S. Lee, I.-S. Yeo, U.-I. Chung, and J.-T. Moon, Nano Lett. 6, 1454 (2006).
- ¹⁶J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, Nature (London) 441, 489 (2006).
- ¹⁷H.-J. Kim, C.-H. Lee, D.-W. Kim, and G.-C. Yi, Nanotechnology **17**, S327 (2006).
- ¹⁸R. M. Ma, L. Dai, H. B. Huo, W. Q. Yang, G. G. Qin, P. H. Tan, C. H. Huang, and J. Zhen, Appl. Phys. Lett. **89**, 203120 (2006).
- ¹⁹J. S. Jie, W. J. Zhang, Y. Jiang, and S. T. Lee, Appl. Phys. Lett. 89, 223117 (2006).
- ²⁰S. M. Sze, *Physics of Semiconductor Devices* (Wiley, New York, 1981), p. 322.
- ²¹W. I. Park, J. S. Kim, G.-C. Yi, and H.-J. Lee, Adv. Mater. (Weinheim, Ger.) **17**, 1393 (2005).
- ²²R. M. Ma, L. Dai, and G. G. Qin (unpublished).
- ²³JCPDS File No. 80-0006 (unpublished).